

January 2008

74ALVC32 Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD}:
 - 2.8ns max for 3.0V to 3.6V V_{CC}
 - 3.1ns max for 2.3V to 2.7V V_{CC}
 - 4.7ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V
 - Machine model > 250V

General Description

The ALVC32 contains four 2-input OR gates. This product is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The ALVC32 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Ordering Information


Order Number	Package Number	Package Description			
74ALVC32M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
74ALVC32MTC	MTC14	4-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram



A_C

Logic Symbol



IEEC/IEC

Pin Description

Pin Names	Description
A _n , B _n	Inputs
O _n	Outputs

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +4.6V
V _I	DC Input Voltage	-0.5V to 4.6V
Vo	V _O Output Voltage ⁽¹⁾ -0.5V to V	
I _{IK}	DC Input Diode Current, V _I < 0V	-50mA
I _{OK}	DC Output Diode Current, V _O < 0V	
I _{OH} /I _{OL}	DC Output Source/Sink Current ±	
I _{CC} or GND	DC V _{CC} or GND Current per Supply Pin ±10	
T _{STG}	Storage Temperature Range	−65°C to +150°C

Note:

Recommended Operating Conditions⁽²⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	1.65V to 3.6V
V _I	Input Voltage	0V to V _{CC}
V _O	Output Voltage	0V to V _{CC}
T _A	Free Air Operating Temperature	–40°C to +85°C
ΔV / Δt	Minimum Input Edge Rate: $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	5ns/V

Note:

2. Floating or unused control inputs must be held HIGH or LOW.

^{1.} I_O Absolute Maximum Rating must be observed, limited to 4.6V.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Max.	Units
V _{IH}	HIGH Level Input Voltage	1.65–1.95		0.65 x V _{CC}		V
		2.3–2.7		1.7		
		2.7–3.6		2.0		
V _{IL}	LOW Level Input Voltage	1.65–1.95			0.35 x V _{CC}	V
		2.3–2.7			0.7	
		2.7–3.6			0.8	
V _{OH}	HIGH Level Output Voltage	1.65–3.6	$I_{OH} = -100 \mu A$	V _{CC} - 0.2		V
		1.65	$I_{OH} = -4mA$	1.2		
		2.3	$I_{OH} = -6mA$	2.0		
		2.3	I _{OH} = -12mA	1.7		
		2.7		2.2		
		3.0		2.4		
		3.0	I _{OH} = -24mA	2		
V _{OL}	LOW Level Output Voltage	1.65–3.6	$I_{OL} = 100 \mu A$		0.2	V
		1.65	I _{OL} = 4mA		0.45	
		2.3	I _{OL} = 6mA		0.4	
		2.3	I _{OL} = 12mA		0.7	
	2.7			0.4		
		3.0	I _{OL} = 24mA		0.55	
I _I	Input Leakage Current	3.6	$0 \le V_I \le 3.6V$		±5.0	μΑ
I _{CC}	Quiescent Supply Current	3.6	$V_I = V_{CC}$ or GND, $I_O = 0$		10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	3–3.6	$V_{IH} = V_{CC} - 0.6V$		750	μΑ

AC Electrical Characteristics

			$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$							
		C _L = {		50pF			C _L =	30pF		
		V _{CC} = 3.3V ± 0.3V		V _{CC} =	= 2.7V	V _{CC} = ± 0	2.5V .2V	V _{CC} = ± 0.	= 1.8V .15V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PHL} , t _{PLH}	Propagation Delay	1.0	2.8		2.9	1.0	3.1	1.0	4.7	ns

Capacitance

			T _A = -	+25°C	
Symbol	Parameter	Conditions	V _{CC}	Typical	Units
C _{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}$	3.3	4	pF
C _{PD}	Power Dissipation Capacitance	f = 10MHz, C _L = 50pF	3.3	26	pF
			2.5	24	
			1.8	23	

AC Loading and Waveforms




Figure 1. AC Test Circuit

Table 1. Values for Figure 1

Test	Switch
t _{PLH} , t _{PHL}	Open

Table 2. Variable Matrix

(Input Characteristics: f = 1MHz; $t_r = t_f = 2ns$; $Z_0 = 50\Omega$)

	V _{CC}			
Symbol	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	$\textbf{1.8V} \pm \textbf{0.15V}$
V _{mi}	1.5V	1.5V	V _{CC} / 2	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} / 2	V _{CC} /2







Figure 2. Waveform for Inverting and Non-inverting Functions

Physical Dimensions







A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,

NOTES: UNLESS OTHERWISE SPECIFIED

- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- F) DRAWING FILE NAME: M14AREV13

Figure 3. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

 ${\it Always\ visit\ Fairchild\ Semiconductor's\ online\ packaging\ area\ for\ the\ most\ recent\ package\ drawings:}$

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued) 5.0±0.1 -A-0.65 0.43 TYP 6.4 4.4±0.1 -B-1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6.10 0.45LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30⊕ |0.13\\(\) |A |B\(\) |C\(\) 12.00°TOP & BOTTOM R0.09 min GAGE PLANE 0.25 0°-8° NOTES: 0.6±0.1 A. CONFORMS TO JEDEC REGISTRATION MO-153, SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS DETAIL A**

- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6

Figure 4. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ $CROSSVOLT^{\text{\tiny TM}}$ **CTL™**

Current Transfer Logic™ EcoSPARK® EZSWITCH™ *

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™

FACT[®] $\mathsf{FAST}^{\mathbb{R}}$ FastvCore™ FlashWriter® FPS™ $\mathsf{FRFET}^{\scriptscriptstyle{\textcircled{\tiny{\$}}}}$

Global Power Resource^{sм}

Green FPS™

Green FPS™ e-Series™

GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC®

OPTOPLANAR®

PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™

Programmable Active Droop™

QFET' QSTM

Quiet Series™ RapidConfigure™ SMART START™

SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

SuperSOT™-8

SyncFET™ SYSTEM ®
GENERAL The Power Franchise® bwer franchise PowerTrench® TinyBoost™ TinvBuck™ $\mathsf{TinyLogic}^{\mathbb{R}}$ TINYOPTO™ QT Optoelectronics™ TinyPower™ TinyPWM™ TinyWire™

> **UHC**® Ultra FRFET™ UniFET™ VCX^{TM}

uSerDes™

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 132